

http://pubs.acs.org/journal/aelccp

See https://pubs.acs.org/sharingguidelines for options on how to legitimately share published articles.

Downloaded via AMOLF on November 18, 2024 at 14:22:00 (UTC).

Scalable Microscale Artificial Synapses of Lead Halide Perovskite with Femtojoule Energy Consumption

Jeroen J. de Boer and Bruno Ehrler*

Cite This: ACS Energy Lett. 2024, 9, 5787–5794		Read Online		
ACCESS	III Metrics & More	E Article Recommendations		s Supporting Information

ABSTRACT: The efficient conduction of mobile ions in halide perovskites is highly promising for artificial synapses (or memristive devices), devices with a conductivity that can be varied by applying a bias voltage. Here we address the challenge of downscaling halide perovskite-based artificial synapses to achieve low energy consumption and allow high-density integration. We fabricate halide perovskite artificial synapses in a back-contacted architecture to achieve microscale devices despite the high solubility of halide perovskites in polar solvents that are commonly used in lithography. The energy consumption of a conductance change of the device is as low as 640 fJ, among the lowest reported for two-terminal halide perovskite artificial synapses so far. Moreover, the high resistance of the device up to hundreds of megaohms, low operating voltage of 100 mV and simple two-terminal architecture enable implementation in highly dense crossbar arrays. These arrays could



potentially show orders of magnitude lower energy consumption for computation compared to conventional digital computers.

ecent years have seen the rapid development of ever more capable artificial intelligence (AI) models. These models now rival or even surpass human capabilities in a wide range of tasks, such as complex strategy games, 1^{-3} image analysis,^{4,5} predicting protein folding⁶ or practicing law⁷ and medicine.⁸ While these feats are certainly impressive, the development comes with an exponential increase in computational demand and therefore power consumption.⁹ As an example, at the time of writing the generative pretrained transformer (GPT) models underlying ChatGPT are run on clusters ranging from eight up to thousands of GPUs each consuming up to 700 W of power.¹⁰ This large computational demand and power consumption is especially problematic for AI applications where relatively small devices, such as smart sensors, are required to function autonomously and without connecting to large external servers and power sources. By contrast, the most complex neural network we know, the human brain, only consumes roughly 20 W of power.¹¹ One elegant solution to tackle this large discrepancy in power consumption is therefore to move to a novel way of computation that is inspired by the brain. In these so-called neuromorphic computing systems, electronic circuits are employed to mimic the functioning of biological neurons and synapses. Some well-known first implementations of this principle by Intel and IBM have demonstrated orders of

magnitude reduction in power consumption for classification tasks already.^{12,13} The synapses in these neuromorphic systems were so far implemented by complementary metal-oxide semiconductor (CMOS) circuits.¹⁴ However, these circuits are bulky and typically take up most of the available area on the chip.^{14,15} Moreover, the energy consumption of tens to hundreds of pJ per synaptic event in the aforementioned neuromorphic chips^{12,13} is still significantly higher than the 1–10 fJ consumed by their biological counterpart.¹⁶

Memristive devices have recently gathered significant attention as an alternative building block of artificial synapses. These two-terminal devices have a resistance that can be varied by the application of a bias voltage and their working principle is typically based on formation of metallic filaments in metal oxides,^{17,18} a phase change from a nonconductive amorphous to a conductive crystalline material^{19,20} or polarization of a ferroelectric material.^{21,22} Their low energy consumption of operation down to the femtojoule range^{17–22} and the

Received:	August 27, 2024
Revised:	October 25, 2024
Accepted:	October 31, 2024

possibility to implement memristive devices in dense crossbar arrays^{23,24} make them an attractive alternative to synapses that are solely based on CMOS circuits. There are several requirements for memristive devices before they can effectively replace or be incorporated into CMOS-based artificial synapses. First, memristive devices with a range of switching speeds and state retention times are required to construct neuromorphic systems capable of learning and remembering of information.^{25,26} In addition, the resistance of the device should be high to prevent parasitic voltage drops on the interconnecting wires and to prevent electromigration of wire material.^{23,24} Lastly, large conductivity changes are required to help reduce read errors in downscaled devices with low operating currents.²⁴

Recently, halide perovskites have been proposed as a novel material for implementation in memristive devices.²⁷⁻³⁰ Conductance changes in halide perovskite-based electronic devices are thought to originate from migration of ions or ion vacancies under the application of a bias voltage.³¹ The low activation energy of ion-migration in this class of materials means that their projected energy consumption is among the lowest of all memristive materials reported in literature, in the femtojoule range for device areas at or below 10 μ m².^{28,32} In addition, large changes in the conductance^{29,33} and the large range of time scales for conductance changes ranging from hundreds of milliseconds down to hundreds of picoseconds^{28,33} make halide perovskites attractive candidate materials for artificial synapses. However, so far few studies have focused on downscaling of halide perovskite memristive devices, which is a major challenge due to the high solubility of halide perovskites in polar solvents that are commonly used in lithography procedures.³⁴ Downscaled halide perovskite devices with their promised femtojoule energy consumption have therefore not been demonstrated so far and there is currently no method to implement them in dense arrays on a chip. Moreover, downscaling of memristive devices based on other materials has previously been shown to result in higher operating voltages,³⁵⁻³⁷ leading to higher energy consumptions than expected based on the macroscale device. The lack of downscaled memristive devices of halide perovskites therefore makes it difficult to assess whether these materials retain their favorable resistance change properties for smaller device areas and hence to verify their scalability.³⁸ In previous attempts, devices were downscaled by incorporation of halide perovskite in porous alumina membranes or in holes in a SiO₂ layer with top contacts evaporated through a shadow mask. However, with these approaches, the energy consumption of conductance changes was still on the order of several picojoules and the device geometry is difficult to scale to large networks.^{33,39}

Here we report a method to downscale halide perovskite artificial synapses to the microscale to reach an energy consumption of conductance changes down to 640 fJ. The synapse is operated at low voltages of 100 to 200 mV with large conductance changes up to 5 orders of magnitude. Moreover, the synapse has a switching speed on the order of tens of milliseconds and a retention time of tens of seconds, similar to biological synapses. The time scales of conductance changes differ significantly from those of synapses based on metal oxides, phase change materials and ferroelectrics and therefore complements these existing memristive devices. The high resistance up to hundreds of megaohms and the twoterminal architecture make our devices ideal for integration in high density crossbar arrays.

The back-contacted, two-terminal device architecture that was adopted for the downscaled synapses is shown schematically in Figure 1. The device consists of two gold electrodes



Figure 1. Schematic representation of the artificial synapse. The device consists of two gold electrodes that form a crosspoint and sandwich a SiO₂ spacer layer. A MAPbI₃ active layer is spin-coated over the electrodes. Bias-voltage-induced hysteresis leads to a change in the postsynaptic current I_{syn} of the device with each successive presynaptic voltage pulse V_{pre} that is applied.

that form a crosspoint with a SiO₂ spacer that separates the electrodes. Methylammonium lead iodide (MAPbI₃) perovskite is spin coated over the electrodes and forms the active layer of the device. By depositing both electrodes prior to perovskite deposition, our device avoids processing on top of the relatively sensitive perovskite layer. Depending on the bias voltage applied to the electrodes, current flows through the MAPbI₃ layer from the top of the bottom electrode to the sides of the top electrode or vice versa. Bias voltages applied to the MAPbI₃ layer induce hysteresis that modulates the resistance of the device, mimicking the plasticity of biological synapses.⁴⁰ Embedded in a network, one of the electrodes would electronically connect to the presynaptic neuron that sends voltage pulses to the postsynaptic neuron via the other electrode of this synapse.

The device fabrication procedure is outlined in Figure 2 a-e. First, the gold bottom electrodes were patterned on a Si/SiO₂ (100 nm) substrate by a UV-lithography procedure. A 60 nm SiO₂ layer was then deposited on the bottom electrode by inductively coupled plasma chemical vapor deposition (ICPCVD). Top electrodes were subsequently patterned on the SiO₂ layer by a second UV-lithography step, aligned perpendicular to the bottom electrode. The SiO₂ layer acts as an insulating layer that prevents a short-circuit between the top and bottom electrodes. The top electrodes were now used as a hard mask for reactive ion etching (RIE) of the SiO₂ layer. An optical microscopy and scanning electron microscopy (SEM) image of the crosspoint of the electrodes after the RIE of the SiO₂ layer are shown in Figure 2f. Finally, the MAPbI₃ active layer and a PMMA capping layer were spin-coated onto the substrate. An X-ray diffraction (XRD) pattern and SEM image of a spin-coated MAPbI₃ film are given in Figure S1 of the Supporting Information. Spin coating the halide perovskite layer only in the final step prevents degradation of the perovskite layer due to exposure to polar solvents used in the lithography procedure. Moreover, the encapsulation with PMMA has been shown to significantly reduce the rate of degradation of the perovskite layer under ambient conditions and at elevated temperatures.⁴

An I–V curve of the device before perovskite deposition was measured to ensure that the SiO_2 spacer does not form a shunt



Figure 2. Fabrication procedure of the perovskite synapses. (a) 2.5 μ m wide Au bottom electrodes are patterned on a thermally oxidized Si substrate by UV lithography. (b) A 60 nm insulating SiO₂ spacer is deposited by ICPCVD. (c) 2.5 μ m Au top electrodes are patterned perpendicular to the bottom electrode in a second UV lithography step. (d) The top electrode is used as a hardmask during removal of SiO₂ from the bottom electrode with a reactive ion etch. (e) The perovskite active layer and a PMMA capping layer are spin-coated in the final fabrication step. (f) Optical microscopy and tilted SEM image of the crosspoint of two 2.5 μ m electrodes.

in the final device with the perovskite layer. As can be observed in Figure S2, the current that flows between the electrodes through the SiO₂ spacer falls below the detection limit of our measurement setup for all bias voltages used in this work. In addition, no resistance changes were measured up to 3 V without the perovskite. We can therefore exclude contributions of the SiO₂ layer to resistance changes of the final device.

The geometry of the current flow through the MAPbI₃ layer from the top of the bottom electrode to the sides of the top electrode makes the exact device area difficult to define. However, device volume can still be minimized by decreasing the width of the electrodes. All devices discussed in the rest of this work contained gold top and bottom electrodes that were 2.5 μ m wide. This electrode width was chosen as a compromise allowing for high fabrication yields and minimized device area. A clear advantage of our crossbar geometry is that the dimensions of the halide perovskite film do not limit the device dimensions and therefore the crosspoints can be implemented in dense arrays underneath a single, macroscopic film.

Thirty-five I–V curves demonstrating the typical conductance change behavior of the microscale device are shown in Figure 3a. The current rapidly increases by approximately three to 5 orders of magnitude when a potential of 0.1 to 0.2 V is reached in the forward sweep from 0 to 0.2 V. The device remains in this higher conductive state with conductance S_{ON} in the reverse sweep from 0.2 to -0.2 V and is reset to the lower conductive state with conductance S_{OFF} between 0 and -0.2 V. Similar rapid conductance changes of



Figure 3. Conductance changes of the synapse. (a) The median (blue) of 35 I–V sweeps (gray) of the synapse, showing a rapid increase of the current between 100 and 200 mV. (b) The conductance in the forward (S_{OFF}) and backward (S_{ON}) sweeps, calculated from the current measured at 0.02 V in the I–V sweeps in (a). An increase in the conductance of 3 to 5 orders of magnitude is observed for each cycle. (c) Pulsed I–V measurements demonstrating the reversible conductance changes with ten 80 ms pulses of +100 mV, followed by ten pulses of -100 mV and of the same duration. (d) Retention time measured directly after switching the conductance of the synapse to S_{ON} with 10 pulses (200 mV, 80 ms). The retention time is measured with a 1 mV probe pulse. The conductive state is stable for tens of seconds.

several orders of magnitude have been reported before in macroscopic perovskite memristive devices. Interestingly, for macroscale devices these changes typically occur at higher voltages than those reported here and are attributed to the formation of conductive filaments through the film.⁴²⁻⁴⁴ One of the I-V sweeps is shown in Figure S3, plotted on the linear scale. From this measurement it follows that the synapse shows Ohmic conduction after the conductance increase, which is expected after the formation of a conductive filament through the bulk of the film.⁴⁵ The I-V sweep therefore suggests that the measured conductance changes in our device are due to the formation and rupture of a conductive filament as well. Formation of these conductive filaments in metal-halide perovskite-metal devices is well-established and has been demonstrated experimentally in previous reports.^{43,44,46,47} The lower voltages at which the conductance changes are observed can be explained by the shorter distance between the electrodes than those typically used in macroscale devices, ^{42–44} resulting in proportionally larger electric field strength. In the I-V sweep in Figure S3, the Ohmic response of the device is not maintained for negative voltages, which we ascribe to the relative instability of the filament and the large electric field experienced by the filament, even at low applied voltages. Importantly, these measurements show that halide perovskite synapses maintain low operating voltages after downscaling. We note that conductance changes can also occur for negative applied voltages, as demonstrated in Figure S4. The device is symmetric, but switches preferentially in the direction of the initial voltage sweep. This behavior is consistent with the conductive filament mechanism.⁴⁵ Once the filament is formed in one direction, the field within the device is small. Only after the rupture of the filament can the voltage drop in the bulk of the device be large enough to grow a new filament in the





Figure 4. Performance characteristics of the artificial synapse. (a) Pulsed I–V measurements with 0.1 V, 55 ms pulses. An increase in the conductance of 2 orders of magnitude is measured between the first and tenth pulses. The inset highlights the first two pulses of the measurement in the dotted rectangle where approximately 640 fJ of energy is consumed to double the output current. (b) Average excitatory postsynaptic current (EPSC) at each of the spikes in (a).

reverse direction. The preference of switching in one sweeping direction that we show here is consistent with previous work on symmetric metal-halide perovskite-metal devices.⁴⁴

The conductance values at 0.02 V for the forward and the backward sweeps were calculated by dividing the measured current by this voltage (Figure 3b). In each of the cycles the device shows a large S_{ON} to S_{OFF} ratio between 3 and 5 orders of magnitude and a low conductance down to the nS range, which is important for the scalability of the device.^{23,24} Although the conductance in the S_{OFF} state is consistent between cycles, there is some variation in the conductance in the S_{ON} state. There is no clear trend of decreasing or increasing S_{ON} with each successive cycle. Therefore, the variation is unlikely due to degradation of the device, ²⁴

The distribution of the voltages where conductance changes, the S_{OFF} and S_{ON} state conductance, and the S_{ON} to S_{OFF} ratio are given in Figure S5 of the Supporting Information. The voltages at which the conductance is switched on and off are 0.16 ± 0.03 V and -0.12 ± 0.06 V, respectively. Despite these low switching voltages, the device shows a remarkably high S_{ON} to S_{OFF} ratio of 2.7 \pm 2.2 \times 10⁴.

To investigate the switching behavior, we applied a pulsed voltage. Voltage pulses produced more gradual conductance changes, as demonstrated in Figure 3c. Ten consecutive voltage pulses of 0.1 V and 80 ms in duration were applied to the device, followed by ten consecutive pulses with the same duration, but of opposite polarity. The measured current during the application of the positive voltage pulses increased from 0.1 nA in the first pulse to 8 nA in the tenth pulse. During the subsequently applied negative voltage pulses, the current changed from -6 nA in the first negative pulse to -0.1 nA in the tenth pulse, indicating a decrease in the conductance of the device. The pulsed measurement demonstrates the change of the conductance of the device over orders of magnitude upon application of a bias voltage. In addition, the measurement shows that several conductive states are accessible between the S_{ON} and S_{OFF} states demonstrated in Figure 3b. This tunability of the conductive state of the synapse is analogous to the tunability of the connection strength of biological synapses, where several states are accessible depending on the degree of potentiation of the synapse.⁴⁸

The retention time of the S_{ON} state was determined by applying periodic 1 mV probe pulses immediately after setting the device in the S_{ON} state. This voltage is too low to cause conductance changes of the device, as can be observed in

Figure S6a. The evolution of the conductance over time is shown in Figure 3d, while the full measurement is given in Figure S6b. The conductive state does not decrease for the first 20 s of the measurement, after which the conductance starts to decay to the S_{OFF} state, which is reached 30 s after the start of the measurement. Similar time constants for changing and retention of the state of the synapse have been reported for biological synapses.⁴⁰

I-V curves and the corresponding S_{ON} and S_{OFF} values at 20 mV of different devices are shown in Figure S7. From these IV curves it follows that devices from different batches all show similarly large conductance changes of several orders of magnitude with an onset between 200 and 400 mV, demonstrating the reproducibility of our fabrication procedure.

One of the promises of perovskite artificial synapses is that their energy consumption might be very low, approaching biological synapses. We reduced the voltage pulse duration to 55 ms to reduce the dissipated energy during a conductance change of the synapse. At such short time, and at the low current measured, the parasitic capacitance of our measurement setup introduced a significant measurement artifact, as is evident when comparing the measured data of the synapse in Figure S8a and Figure S8b with data measured without contacting the sample in Figure S8c. We therefore corrected for this parasitic displacement current by subtracting the current measured without contacting the synapse from the measured data. The corrected pulsed measurement is shown in Figure 4a. The mean current determined at each of the ten pulses is plotted in Figure 4b. The current increased from 0.1 nA in the first pulse to 10 nA in the final pulse, similar to the currents measured for the longer pulses (Figure 3c). Both the exponential increase of the current with each successive pulse,⁴⁵ and the fact that not each pulse brings about the same relative increase in the output current are expected for a memristive device where the inherently stochastic growth of a filament causes changes in the conductance.⁴⁹ Moreover, the figure again highlights that several conductive states can be accessed between the S_{OFF} and S_{ON} state by applying consecutive voltage pulses to the device. Although artificial synapses based on other materials have shown a larger number of accessible states,²⁰ our device still demonstrates the analog conductance changes that are reminiscent of biological synapses.40,48

The inset of Figure 4a and the first two data points in Figure 4b show that the conductance of the synapse is approximately doubled in the second pulse. To calculate the energy

consumption *E* of this doubling of the conductance change we take the product of the measured current *I*, applied voltage *V* and pulse duration t, E = IVt, yielding an energy consumption of 640 fJ. Considering the large 2-fold increase in the conductance, we expect that a further decrease of the energy consumption is possible by decreasing the pulse duration or magnitude of the voltage. The energy consumption is approaching values measured for biological synapses, which is especially promising in our scalable device architecture that could allow for the fabrication of entire microscopic artificial neural networks on a chip.

Femtojoule energy consumptions have been reported in previous work on macroscale halide perovskite artificial svnapses,^{43,50,51} but in those cases the energy consumption of the read pulses was considered and not of the conductance change itself, as we do here. In the final network the energy consumption of the conductance update will be a significantly larger contributor to the total energy consumption of the synapse compared to the read pulse.¹² In addition, the energy consumption of a read pulse can be made arbitrarily small by applying a pulse with the shortest possible time and voltage amplitude. We therefore think it is more appropriate to consider the energy consumption of the conductance update when assessing the energy consumption of the synapse. We are aware of only one work where a lower energy consumption, of tens of femtojoules, was reported for a conductance change of a halide perovskite synapse.⁵² However, in this work devices were fabricated with a lateral architecture, which is not suitable to achieve high device densities on the final chip.³⁸ Moreover, the distance between the electrodes in this work was 100 μ m. Downscaling of these devices for high device densities on a chip will require a smaller distance between the electrodes, which will likely increase the current and therefore energy consumption of the devices significantly.⁵³

Energy consumptions of conductance changes in the femtojoule range have been reported for memristive devices based on filament growth in metal oxides,¹⁷ phase change materials¹⁹ and ferroelectrics²² as well. However, device areas were significantly smaller in these earlier reports already. Assuming a linear decrease of the energy consumption with decreasing device area, we estimate that for similar device areas we can reach orders of magnitude lower energy consumptions with our device architecture, as illustrated by Figure 5a. Only three-terminal transistor versions of artificial synapses based on doping of an organic semiconductor have been reported to reach significantly lower energy consumptions for a given device area.^{53,54} Nevertheless, for these devices typically only the drain-source current is considered when calculating the energy consumption of the synapse, while the gate-source current due to leakage currents and capacitive charging is ignored. Taking into account this extra contribution to the energy consumption of the device would likely give significantly larger energy consumptions of these synapses. Apart from that, the three-terminal architecture is less scalable due to the incompatibility with high density crossbar arrays, unlike the simpler two-terminal architecture of the synapse presented here.^{23,24} Moreover, the organic artificial synapses only achieved S_{ON} to S_{OFF} ratios of up to 1 order of magnitude,^{53,54} while the synapse in our work reaches S_{ON} to S_{OFF} ratios of 3 to 5 orders of magnitude. In fact, the S_{ON} to S_{OFF} ratio we report here is among the highest of those reported for energy-efficient artificial synapses, as can be seen in Figure 5b. This high S_{ON} to S_{OFF} ratio is important for the



Figure 5. Comparison of the halide perovskite-based artificial synapse with low-energy consumption artificial synapses based on other materials. Energy efficiency with respect to (a) the device area and (b) ON/OFF ratio of the synapse compared to values reported in previous work. The error bar represents one standard deviation. (c) Comparison of the halide perovskite-based artificial synapse with two-terminal low-energy consumption artificial synapses based on other materials in terms of several key characteristics of artificial synapses. Supplementary Note 3 explains how the figure was compiled.

accuracy of computation, in particular for further downscaled devices with lower operating currents.²⁴

It should be noted that crosstalk between devices could occur with our current device layout if devices are implemented in high density. However, we show in Supplementary Note 2 that lateral devices with a 90 nm distance between the electrodes do not show the same changes in the resistance over orders of magnitude. Hence, crosstalk should not be an issue for lateral distances of at least 90 nm between devices.

Figure 5c compares the performance characteristics of the artificial synapse presented in this work with two-terminal artificial synapses based on the other materials presented in Figure 5a and Figure 5b. Compared to the previously reported synapses, the artificial synapse presented in this work excels in terms of energy consumption and its simultaneously high ON/ OFF ratio. The halide perovskite synapse has a switching speed on the order of tens of milliseconds and a retention time of tens of seconds. As efficient processing of data by neuromorphic hardware requires synapses with switching speeds and state retention times that are well-matched to those of the incoming data,^{14,55} these synapses are well suited for processing input signals such as speech or gestures that are received at a low rate.⁵⁶ Moreover, memristive elements with a large range of time constants for switching and state retention are required to design neuromorphic circuits that efficiently emulate the different forms of plasticity in the brain and to enable both learning and remembering of information by the same network.^{12,25,26,56} The synapse we present here therefore nicely complements metal oxide resistive switching,^{17,18} phase

change^{19,20} and ferroelectric^{21,22} synapses for which faster switching speeds and longer retention times were reported.

In conclusion, we have described an artificial synapse with an energy consumption as low as 640 fJ, high ON/OFF ratio, with time constants for switching and state retention that are similar to those of biological synapses and that are complementary to existing downscaled artificial synapses based on other materials. Additionally, the synapse retained the low switching voltages and large conductance changes when scaled down, which proves that halide perovskite based artificial synapses can be scaled effectively at least to the microscale. This device is enabled by a UV-lithography procedure to fabricate backcontacted halide perovskite artificial synapses on the microscale. The back-contacted architecture allows deposition of the halide perovskite material in the final step and thereby prevents degradation of the perovskite layer. Further downscaling of the device might reduce the energy consumption even further, potentially making the halide perovskite synapse the most energy efficient of all existing two-terminal devices. Moreover, the large conductance changes up to 5 orders of magnitude, large resistance up to hundreds of megaohms combined with the low 100 mV operating voltage and simple two-terminal architecture make the synapse promising for integration in dense crossbar arrays.

ASSOCIATED CONTENT

Supporting Information

The Supporting Information is available free of charge at https://pubs.acs.org/doi/10.1021/acsenergylett.4c02360.

Fabrication procedure of the back-contacted artificial synapse, MAPbI₃ film characterization, I–V sweep of the device without a MAPbI₃ active layer, highlighted single I–V sweep of the synapse, retention time measurement, I–V sweeps of different devices demonstrating reproducibility, pulsed I–V data with parasitic capacitance, note on crosstalk for high integration densities (PDF)

AUTHOR INFORMATION

Corresponding Author

Bruno Ehrler – Center for Nanophotonics, AMOLF, 1098 XG Amsterdam, The Netherlands; © orcid.org/0000-0002-5307-3241; Email: b.ehrler@amolf.nl

Author

Jeroen J. de Boer – Center for Nanophotonics, AMOLF, 1098 XG Amsterdam, The Netherlands

Complete contact information is available at: https://pubs.acs.org/10.1021/acsenergylett.4c02360

Author Contributions

The experimental work was carried out by J.J.B. The project was supervised and conceived by B.E. Both authors interpreted the results and wrote the manuscript.

Notes

The authors declare no competing financial interest.

ACKNOWLEDGMENTS

The work of J.J.B. and B.E. received funding from the European Research Council (ERC) under the European Union's Horizon 2020 research and innovation programme under grant agreement No. 947221. The work is part of the Dutch Research Council NWO and was performed at the

research institute AMOLF. The authors thank Erik C. Garnett for helpful discussions of the work and Esther Alarcon-Llado for carefully reading and commenting on the manuscript. In addition, the authors would like to thank Marc Duursma, Bob Drent, Igor Hoogsteder, Laura Juškėnaitė and Arthur Karsten for continuous technical support.

REFERENCES

(1) Silver, D.; Schrittwieser, J.; Simonyan, K.; Antonoglou, I.; Huang, A.; Guez, A.; Hubert, T.; Baker, L.; Lai, M.; Bolton, A.; Chen, Y.; Lillicrap, T.; Hui, F.; Sifre, L.; van den Driessche, G.; Graepel, T.; Hassabis, D. Mastering the Game of Go without Human Knowledge. *Nature* **2017**, *550* (7676), 354–359.

(2) Vinyals, O.; Babuschkin, I.; Czarnecki, W. M.; Mathieu, M.; Dudzik, A.; Chung, J.; Choi, D. H.; Powell, R.; Ewalds, T.; Georgiev, P.; Oh, J.; Horgan, D.; Kroiss, M.; Danihelka, I.; Huang, A.; Sifre, L.; Cai, T.; Agapiou, J. P.; Jaderberg, M.; Vezhnevets, A. S.; Leblond, R.; Pohlen, T.; Dalibard, V.; Budden, D.; Sulsky, Y.; Molloy, J.; Paine, T. L.; Gulcehre, C.; Wang, Z.; Pfaff, T.; Wu, Y.; Ring, R.; Yogatama, D.; Wünsch, D.; McKinney, K.; Smith, O.; Schaul, T.; Lillicrap, T.; Kavukcuoglu, K.; Hassabis, D.; Apps, C.; Silver, D. Grandmaster Level in StarCraft II Using Multi-Agent Reinforcement Learning. *Nature* **2019**, 575 (7782), 350–354.

(3) OpenAI; Berner, C.; Brockman, G.; Chan, B.; Cheung, V.; Dębiak, P.; Dennison, C.; Farhi, D.; Fischer, Q.; Hashme, S.; Hesse, C.; Józefowicz, R.; Gray, S.; Olsson, C.; Pachocki, J.; Petrov, M.; Pinto, H. P. d O.; Raiman, J.; Salimans, T.; Schlatter, J.; Schneider, J.; Sidor, S.; Sutskever, I.; Tang, J.; Wolski, F.; Zhang, S. Dota 2 with Large Scale Deep Reinforcement Learning. *arXiv Preprint* **2019**, arXiv:1912.06680.

(4) McKinney, S. M.; Sieniek, M.; Godbole, V.; Godwin, J.; Antropova, N.; Ashrafian, H.; Back, T.; Chesus, M.; Corrado, G. S.; Darzi, A.; Etemadi, M.; Garcia-Vicente, F.; Gilbert, F. J.; Halling-Brown, M.; Hassabis, D.; Jansen, S.; Karthikesalingam, A.; Kelly, C. J.; King, D.; Ledsam, J. R.; Melnick, D.; Mostofi, H.; Peng, L.; Reicher, J. J.; Romera-Paredes, B.; Sidebottom, R.; Suleyman, M.; Tse, D.; Young, K. C.; De Fauw, J.; Shetty, S. International Evaluation of an AI System for Breast Cancer Screening. *Nature* **2020**, *577* (7788), 89– 94.

(5) He, K.; Zhang, X.; Ren, S.; Sun, J. Delving Deep into Rectifiers: Surpassing Human-Level Performance on ImageNet Classification. 2015 IEEE International Conference on Computer Vision (ICCV), Santiago, Chile; IEEE, 2015; pp 1026–1034. DOI: 10.1109/ ICCV.2015.123.

(6) Jumper, J.; Evans, R.; Pritzel, A.; Green, T.; Figurnov, M.; Ronneberger, O.; Tunyasuvunakool, K.; Bates, R.; Žídek, A.; Potapenko, A.; Bridgland, A.; Meyer, C.; Kohl, S. A. A.; Ballard, A. J.; Cowie, A.; Romera-Paredes, B.; Nikolov, S.; Jain, R.; Adler, J.; Back, T.; Petersen, S.; Reiman, D.; Clancy, E.; Zielinski, M.; Steinegger, M.; Pacholska, M.; Berghammer, T.; Bodenstein, S.; Silver, D.; Vinyals, O.; Senior, A. W.; Kavukcuoglu, K.; Kohli, P.; Hassabis, D. Highly Accurate Protein Structure Prediction with AlphaFold. *Nature* **2021**, *596* (7873), 583–589.

(7) Katz, D. M.; Bommarito, M. J.; Gao, S.; Arredondo, P. GPT-4 Passes the Bar Exam. *Philos. Trans. R. Soc. A* **2024**, 382 (2270), 20230254.

(8) Nori, H.; King, N.; McKinney, S. M.; Carignan, D.; Horvitz, E. Capabilities of GPT-4 on Medical Challenge Problems. *arXiv Preprint* **2023**, arXiv:2303.13375.

(9) Amodei, D.; Hernandez, D. *AI and compute*, OpenAI Blog, May 16, 2018. https://openai.com/research/ai-and-compute (accessed 2023-07-14).

(10) Vegas, M. Azure previews powerful and scalable virtual machine series to accelerate generative AI. Azure Blog, Microsoft Azure, Mar 13, 2023.https://azure.microsoft.com/en-us/blog/azure-previews-powerful-and-scalable-virtual-machine-series-to-accelerate-generative-ai/ (accessed 2023-08-16).

(11) Kety, S. S.; Schmidt, C. F. The Nitrous Oxide Method for the Quantitative Determination of Cerebral Blood Flow in Man: Theory, Procedure and Normal Values 1. *J. Clin. Invest.* **1948**, 27 (4), 476–483.

(12) Davies, M.; Srinivasa, N.; Lin, T. H.; Chinya, G.; Cao, Y.; Choday, S. H.; Dimou, G.; Joshi, P.; Imam, N.; Jain, S.; Liao, Y.; Lin, C. K.; Lines, A.; Liu, R.; Mathaikutty, D.; McCoy, S.; Paul, A.; Tse, J.; Venkataramanan, G.; Weng, Y. H.; Wild, A.; Yang, Y.; Wang, H. Loihi: A Neuromorphic Manycore Processor with On-Chip Learning. *IEEE Micro* **2018**, 38 (1), 82–99.

(13) Merolla, P. A.; Arthur, J. V.; Alvarez-icaza, R.; Cassidy, A. S.; Sawada, J.; Akopyan, F.; Jackson, B. L.; Imam, N.; Guo, C.; Nakamura, Y.; Brezzo, B.; Vo, I.; Esser, S. K.; Appuswamy, R.; Taba, B.; Amir, A.; Flickner, M. D.; Risk, W. P.; Manohar, R.; Modha, D. S. Amillion Spiking-Neuron Integrated Circuit with a Scalable Communication Network and Interface. *Science* **2014**, *345* (7812), 668–673.

(14) Chicca, E.; Stefanini, F.; Bartolozzi, C.; Indiveri, G. Neuromorphic Electronic Circuits for Building Autonomous Cognitive Systems. *Proc. IEEE* **2014**, *102* (9), 1367–1388.

(15) Qiao, N.; Mostafa, H.; Corradi, F.; Osswald, M.; Stefanini, F.; Sumislawska, D.; Indiveri, G. A Reconfigurable On-Line Learning Spiking Neuromorphic Processor Comprising 256 Neurons and 128K Synapses. *Front. Neurosci.* **2015**, *9*, 141.

(16) Laughlin, S. B.; De Ruyter Van Steveninck, R. R.; Anderson, J. C. The Metabolic Cost of Neural Information. *Nat. Neurosci.* **1998**, *1* (1), 36–41.

(17) Govoreanu, B.; Kar, G. S.; Chen, Y.-Y.; Paraschiv, V.; Kubicek, S.; Fantini, A.; Radu, I. P.; Goux, L.; Clima, S.; Degraeve, R.; Jossart, N.; Richard, O.; Vandeweyer, T.; Seo, K.; Hendrickx, P.; Pourtois, G.; Bender, H.; Altimime, L.; Wouters, D. J.; Kittl, J. A.; Jurczak, M. 10 \times 10nm2 Hf/HfOx Crossbar Resistive RAM with Excellent Performance, Reliability and Low-Energy Operation. *International Electron Devices Meeting* **2011**, 31.6.1–31.6.4.

(18) Yu, S.; Wu, Y.; Jeyasingh, R.; Kuzum, D.; Wong, H.-S. P. An Electronic Synapse Device Based on Metal Oxide Resistive Switching Memory for Neuromorphic Computation. *IEEE Trans. Electron Devices* **2011**, *58* (8), 2729–2737.

(19) Ambrogio, S.; Ciocchini, N.; Laudato, M.; Milo, V.; Pirovano, A.; Fantini, P.; Ielmini, D. Unsupervised Learning by Spike Timing Dependent Plasticity in Phase Change Memory (PCM) Synapses. *Front. Neurosci.* **2016**, *10*, 56.

(20) Kuzum, D.; Jeyasingh, R. G. D.; Lee, B.; Wong, H.-S. P. Nanoelectronic Programmable Synapses Based on Phase Change Materials for Brain-Inspired Computing. *Nano Lett.* **2012**, *12* (5), 2179–2186.

(21) Chanthbouala, A.; Garcia, V.; Cherifi, R. O.; Bouzehouane, K.; Fusil, S.; Moya, X.; Xavier, S.; Yamada, H.; Deranlot, C.; Mathur, N. D.; Bibes, M.; Barthélémy, A.; Grollier, J. A Ferroelectric Memristor. *Nat. Mater.* **2012**, *11* (10), 860–864.

(22) Chen, L.; Wang, T.-Y.; Dai, Y.-W.; Cha, M.-Y.; Zhu, H.; Sun, Q.-Q.; Ding, S.-J.; Zhou, P.; Chua, L.; Zhang, D. W. Ultra-Low Power Hf _{0.5} Zr _{0.5} O ₂ Based Ferroelectric Tunnel Junction Synapses for Hardware Neural Network Applications. *Nanoscale* **2018**, *10* (33), 15826–15833.

(23) Li, C.; Hu, M.; Li, Y.; Jiang, H.; Ge, N.; Montgomery, E.; Zhang, J.; Song, W.; Dávila, N.; Graves, C. E.; Li, Z.; Strachan, J. P.; Lin, P.; Wang, Z.; Barnell, M.; Wu, Q.; Williams, R. S.; Yang, J. J.; Xia, Q. Analogue Signal and Image Processing with Large Memristor Crossbars. *Nat. Electron.* **2018**, *1* (1), 52–59.

(24) Agarwal, S.; Plimpton, S. J.; Hughart, D. R.; Hsia, A. H.; Richter, I.; Cox, J. A.; James, C. D.; Marinella, M. J. Resistive Memory Device Requirements for a Neural Algorithm Accelerator. *International Joint Conference on Neural Networks (IJCNN)* **2016**, 929–938, DOI: 10.1109/IJCNN.2016.7727298.

(25) Zenke, F.; Agnes, E. J.; Gerstner, W. Diverse Synaptic Plasticity Mechanisms Orchestrated to Form and Retrieve Memories in Spiking Neural Networks. *Nat. Commun.* **2015**, *6* (1), 6922. (26) Payvand, M.; Nair, M. V.; Müller, L. K.; Indiveri, G. A Neuromorphic Systems Approach to In-Memory Computing with Non-Ideal Memristive Devices: From Mitigation to Exploitation. *Faraday Discuss.* **2019**, *213* (0), 487–510.

(27) Xiao, Z.; Yuan, Y.; Shao, Y.; Wang, Q.; Dong, Q.; Bi, C.; Sharma, P.; Gruverman, A.; Huang, J. Giant Switchable Photovoltaic Effect in Organometal Trihalide Perovskite Devices. *Nat. Mater.* **2015**, *14* (2), 193–197.

(28) Xiao, Z.; Huang, J. Energy-Efficient Hybrid Perovskite Memristors and Synaptic Devices. *Adv. Electron. Mater.* **2016**, 2 (7), 1–8.

(29) Yan, K.; Peng, M.; Yu, X.; Cai, X.; Chen, S.; Hu, H.; Chen, B.; Gao, X.; Dong, B.; Zou, D. High-Performance Perovskite Memristor Based on Methyl Ammonium Lead Halides. *J. Mater. Chem. C* **2016**, *4* (7), 1375–1381.

(30) Sakhatskyi, K.; John, R. A.; Guerrero, A.; Tsarev, S.; Sabisch, S.; Das, T.; Matt, G. J.; Yakunin, S.; Cherniukh, I.; Kotyrba, M.; Berezovska, Y.; Bodnarchuk, M. I.; Chakraborty, S.; Bisquert, J.; Kovalenko, M. V. Assessing the Drawbacks and Benefits of Ion Migration in Lead Halide Perovskites. *ACS Energy Lett.* **2022**, *7* (10), 3401–3414.

(31) Gonzales, C.; Guerrero, A. Mechanistic and Kinetic Analysis of Perovskite Memristors with Buffer Layers: The Case of a Two-Step Set Process. J. Phys. Chem. Lett. **2023**, 14 (6), 1395–1402.

(32) Xie, Z.; Zhang, D.; Cheng, L.; Li, C.; Elia, J.; Wu, J.; Tian, J.; Chen, L.; Loi, M. A.; Osvet, A.; Brabec, C. J. Unraveling Dual Operational Mechanisms in an Air-Stable All Inorganic Perovskite for Nonvolatile Memory and Neuromorphic Computing. *ACS Energy Lett.* **2024**, *9* (3), 948–958.

(33) Zhang, Y.; Poddar, S.; Huang, H.; Gu, L.; Zhang, Q.; Zhou, Y.; Yan, S.; Zhang, S.; Song, Z.; Huang, B.; Shen, G.; Fan, Z. Three-Dimensional Perovskite Nanowire Array-Based Ultrafast Resistive RAM with Ultralong Data Retention. *Sci. Adv.* **2021**, 7 (36), 1–11.

(34) Lin, C. H.; Cheng, B.; Li, T. Y.; Retamal, J. R. D.; Wei, T. C.; Fu, H. C.; Fang, X.; He, J. H. Orthogonal Lithography for Halide Perovskite Optoelectronic Nanodevices. *ACS Nano* **2018**, *13* (2), 1168–1176.

(35) Shi, Y.; Pan, C.; Chen, V.; Raghavan, N.; Pey, K. L.; Puglisi, F. M.; Pop, E.; Wong, H.-S. P.; Lanza, M. Coexistence of Volatile and Non-Volatile Resistive Switching in 2D h-BN Based Electronic Synapses. *IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA; IEEE, 2017; pp 5.4.1–5.4.4. DOI: 10.1109/ IEDM.2017.8268333.

(36) Yi, W.; Tsang, K. K.; Lam, S. K.; Bai, X.; Crowell, J. A.; Flores, E. A. Biological Plausibility and Stochasticity in Scalable VO2 Active Memristor Neurons. *Nat. Commun.* **2018**, *9* (1), 4661.

(37) Pi, S.; Li, C.; Jiang, H.; Xia, W.; Xin, H.; Yang, J. J.; Xia, Q. Memristor Crossbar Arrays with 6-Nm Half-Pitch and 2-Nm Critical Dimension. *Nat. Nanotechnol.* **2019**, *14* (1), 35–39.

(38) Lanza, M.; Wong, H. S. P.; Pop, E.; Ielmini, D.; Strukov, D.; Regan, B. C.; Larcher, L.; Villena, M. A.; Yang, J. J.; Goux, L.; Belmonte, A.; Yang, Y.; Puglisi, F. M.; Kang, J.; Magyari-Köpe, B.; Yalon, E.; Kenyon, A.; Buckwell, M.; Mehonic, A.; Shluger, A.; Li, H.; Hou, T. H.; Hudec, B.; Akinwande, D.; Ge, R.; Ambrogio, S.; Roldan, J. B.; Miranda, E.; Suñe, J.; Pey, K. L.; Wu, X.; Raghavan, N.; Wu, E.; Lu, W. D.; Navarro, G.; Zhang, W.; Wu, H.; Li, R.; Holleitner, A.; Wurstbauer, U.; Lemme, M. C.; Liu, M.; Long, S.; Liu, Q.; Lv, H.; Padovani, A.; Pavan, P.; Valov, I.; Jing, X.; Han, T.; Zhu, K.; Chen, S.; Hui, F.; Shi, Y. Recommended Methods to Study Resistive Switching Devices. *Adv. Electron. Mater.* **2019**, *S* (1), 1–28.

(39) Hwang, B.; Lee, J.-S. A Strategy to Design High-Density Nanoscale Devices Utilizing Vapor Deposition of Metal Halide Perovskite Materials. *Adv. Mater.* **2017**, *29* (29), 1701048.

(40) Lynch, G.; Larson, J.; Kelso, S.; Barrionuevo, G.; Schottler, F. Intracellular Injections of EGTA Block Induction of Hippocampal Long-Term Potentiation. *Nature* **1983**, 305 (5936), 719–721.

(41) McKenna, B.; Troughton, J. R.; Watson, T. M.; Evans, R. C. Enhancing the Stability of Organolead Halide Perovskite Films

(42) Sun, Y.; Tai, M.; Song, C.; Wang, Z.; Yin, J.; Li, F.; Wu, H.; Zeng, F.; Lin, H.; Pan, F. Competition between Metallic and Vacancy Defect Conductive Filaments in a CH3NH3PbI3-Based Memory Device. J. Phys. Chem. C **2018**, 122 (11), 6431–6436.

(43) Tian, H.; Zhao, L.; Wang, X.; Yeh, Y. W.; Yao, N.; Rand, B. P.; Ren, T. L. Extremely Low Operating Current Resistive Memory Based on Exfoliated 2D Perovskite Single Crystals for Neuromorphic Computing. *ACS Nano* **2017**, *11* (12), 12247–12256.

(44) Zhu, X.; Lee, J.; Lu, W. D. Iodine Vacancy Redistribution in Organic-Inorganic Halide Perovskite Films and Resistive Switching Effects. *Adv. Mater.* **2017**, *29* (29), 1–8.

(45) Mazady, A.; Anwar, M. Memristor: Part I—The Underlying Physics and Conduction Mechanism. *IEEE Trans. Electron Devices* **2014**, *61* (4), 1054–1061.

(46) Ren, Y.; Ma, H.; Wang, W.; Wang, Z.; Xu, H.; Zhao, X.; Liu, W.; Ma, J.; Liu, Y. Cycling-Induced Degradation of Organic-Inorganic Perovskite-Based Resistive Switching Memory. *Adv. Mater. Technol.* **2019**, *4* (1), 1800238.

(47) Luo, H.; Lu, L.; Zhang, J.; Yun, Y.; Jiang, S.; Tian, Y.; Guo, Z.; Zhao, S.; Wei, W.; Li, W.; Hu, B.; Wang, R.; Li, S.; Chen, M.; Li, C. In Situ Unveiling of the Resistive Switching Mechanism of Halide Perovskite-Based Memristors. *J. Phys. Chem. Lett.* **2024**, *15* (9), 2453–2461.

(48) Bi, G.; Poo, M. Synaptic Modifications in Cultured Hippocampal Neurons: Dependence on Spike Timing, Synaptic Strength, and Postsynaptic Cell Type. J. Neurosci. **1998**, 18 (24), 10464–10472. (49) Jo, S. H.; Kim, K.-H.; Lu, W. Programmable Resistance Switching in Nanoscale Two-Terminal Devices. Nano Lett. **2009**, 9 (1), 496–500.

(50) Xu, W.; Cho, H.; Kim, Y. H.; Kim, Y. T.; Wolf, C.; Park, C. G.; Lee, T. W. Organometal Halide Perovskite Artificial Synapses. *Adv. Mater.* **2016**, *28* (28), 5916–5922.

(51) Kim, S. I.; Lee, Y.; Park, M. H.; Go, G. T.; Kim, Y. H.; Xu, W.; Lee, H. D.; Kim, H.; Seo, D. G.; Lee, W.; Lee, T. W. Dimensionality Dependent Plasticity in Halide Perovskite Artificial Synapses for Neuromorphic Computing. *Adv. Electron. Mater.* **2019**, 5 (9), 1–8.

(52) Gong, J.; Yu, H.; Zhou, X.; Wei, H.; Ma, M.; Han, H.; Zhang, S.; Ni, Y.; Li, Y.; Xu, W. Lateral Artificial Synapses on Hybrid Perovskite Platelets with Modulated Neuroplasticity. *Adv. Funct. Mater.* **2020**, *30* (46), 2005413.

(53) Zhang, C.; Wang, S.; Zhao, X.; Yang, Y.; Tong, Y.; Zhang, M.; Tang, Q.; Liu, Y. Sub-Femtojoule-Energy-Consumption Conformable Synaptic Transistors Based on Organic Single-Crystalline Nanoribbons. *Adv. Funct. Mater.* **2021**, *31* (7), 2007894.

(54) Xu, W.; Min, S. Y.; Hwang, H.; Lee, T. W. Organic Core-Sheath Nanowire Artificial Synapses with Femtojoule Energy Consumption. *Sci. Adv.* **2016**, *2* (6), 1–8.

(55) Moradi, S.; Qiao, N.; Stefanini, F.; Indiveri, G. A Scalable Multicore Architecture With Heterogeneous Memory Structures for Dynamic Neuromorphic Asynchronous Processors (DYNAPs). *IEEE Trans. Biomed. Circuits Syst.* **2018**, *12* (1), 106–122.

(56) Chicca, E.; Indiveri, G. A Recipe for Creating Ideal Hybrid Memristive-CMOS Neuromorphic Processing Systems. *Appl. Phys. Lett.* **2020**, *116* (12), 120501.